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[57] ABSTRACT
A television multiplexing system which includes a cir-
cuit that inserts a digital coded sync signal and a digital
code into a video signal for identifying the channel
from which the video signal was generated so that a
plurality of signals can be sent over a single hard-line.
The digital sync signal and the digital coded signals are
generated by. a single crystal controlled clock so that
they are always in synchronism with each other. In de-
multiplexing the signals so as to feed the video signal to
a proper recording channel the sync signals are utilized
for shifting the digital coded signals into a shift register
and the shift register, in turn, activates a decoder ac-
cording to the code stored in the shift register for se-
lecting the proper recording disc or receiver for storing
the video signal.
6 Claims, 6 Drawing Figures
JO
.18 26
VIDEO
SOURCE
VERTICAL SYNC
\l2f
10 CHANNEL SIGNALS
^14
10 VIDEOS
Ne*
Zl LINES MULTIPLEXER VIDEO IjNE
X
DEMULTIPLEXER
PATENTEOM31I973 3,749,831
SHEET 1 Of 3
,10
.18 26
VIDEO
SOURCE
VERTICAL SYNC
12
10 CHANNEL SIGNALS
1M4
10 VIDEOS
16
Zl LINES
Fifw•
MULTIPLEXER
I.
VIDEO UNE
? V^y-
247
DEMULTIPLEXER
\
J1_J
DIGITAL SYNC PULSES
LJLJLJT
Icr. 3, a
20 ,22
JLJll Ull
DIGITAL CODE PULSES
JLJLJIT
cr.
PATENTED JW-31H73 3,749,831
SHEET 2 OF 3
PATENTED JUL 31»73 3,749,831
SHEET 3 OF 3
i8
3,749,831
1 2
TELEVISION MULTIPLEXING SYSTEM (9) a de-multiplexing system including means for re-
This invention described herein was made by an em- ceiving the video signals with the digital coded signal
ployee of the United States Government, and may be and code synchronization pulses inserted therein, (10)
manufactured and used by or for The Government for a plurality of recording means for recording the video
Governmental purposes without the payment of any 5 signals, and ( I I ) means for removing the code synchro-
royalties thereon or therefor. nization pulses and the digital coded signals from the
The invention relates to a television multiplexer and received video signals and utilizing the code synchroni-
demultiplexing system, and more particularly to a sys- zation signals for loading the digital coded signal into
tem which inserts a coded digital sync signal and a digi- a shift register which is, in turn, coupled to a decoder
tal code into a video signal identifying the channel from 10 for selecting the desired recorder for the particular
which the video signal was generated. video signal received.
In monitoring the operation of space vehicles prior to Accordingly, it is an important object of the present
launch and other complicated systems similar thereto, invention to provide a system for transmitting large
there may be thousands of parameters that require numbers of video signals over a single hard-line and at
constant observation by engineers checking the system 15 the receiving end identifying the particular channel
out. Presently the various parameters are fed to a digi- from which the video signal originated,
tal display generator which produces video pictures il- Another important object of the present invention is
lustrating the various parameters in real time. These to provide a multiplexing system for video signals
pictures are stored on particular drum memories and which inserts a digital coded signal and a digital sync
the engineer who is normally at a remote location can 20 signal in the blanking portion of a video signal for iden-
activate the drum memory so as to call up the informa- tifying a particular channel from which the video signal
tion stored thereon. These video signals are then trans- derived.
mitted over a hard-line to a receiving station for dis- Still another important object of the present inven-
play. Normally, each of the digital display generators tion is to provide a system which generates video sig-
have the capability of storing ten different television 25 nals that have a digital coded sync signal and a digital
displays. The problem is to transmit these ten or more code identifying the channel from which the video sig-
television data displays over hard-lines for a substantial nal was derived that are always in sync with each other
distance from the display generators. Less than ten since they are derived from a single crystal controlled
lines are normally available for such use and the cost clock.
of adding new lines is expensive. More real time check- 30 Other objects and advantages of this invention will
out information was needed to assure missile equip- become more apparent from a reading of the following
merit reliability and thus, often more digital displays detailed description and appended claims, taken in
were needed. In order to overcome the problem of conjunction with the accompanying drawings wherein:
transmitting the video displays over a limited number FIG. 1 is a block diagram illustrating the overall sys-
of hard-lines it became evident that if these video sig- -*5 tem constructed in accordance with the present invefi-
nals were coded indicating the particular channel from tion,
which it was transmitted, then the video signals could FIGS. 2, 2A and 2B illustrate a video signal enlarged
be transmitted randomly and decoded at the receiving for purpose of showing the code sync signal and a digi-
end to be channeled to the proper receiver. tal code inserted therein,
In accordance with the present invention, it has been 40 FIG. 3 is a more detailed block diagram of the multi-
found that difficulties encountered in monitoring large plexing portion of the system, and
numbers of parameters may be overcome by providing FIG. 4 is a more detailed diagram of the demultiplex-
a novel multiplexing and demultiplexing system. The ing portion of the system.
system for multiplexing video signals with identifying Referring in more detail to FIG. 1, there is illustrated
digital signals so as to identify the video channel from in block diagram form a television multiplexing system
which a particular video signal is generated includes constructed in accordance with the present invention,
the following basic parts: (1) A video source having a The system includes a video source 10 which collects
plurality of channels containing video signals, (2) information from a large number of parameters located
means provided by the video source for generating a at a test site and converts the parameters into real time
channel signal for identifying each of the channels, (3) and records such on a plurality of video channels. In
means provided by the video source for generating a the particular video source 10 illustrated there are 10
vertical sync signal, (4) a multiplexing system including video channels which have selected information stored
a timing circuit and a coding circuit for the video sig- thereon in a conventional composite 525 line television
nals of each of the channels, (5 ) the timing circuit in- video signal. Provided at the output of the video source
eludes means activated by the vertical sync signal for 10 are three signals; a vertical sync signal provided on
generating code synchronization pulses and means for output line 12, channel identification signals provided
generating shifting pulses synchronized with the code on the ten output lines 14, and ten separate video sig-
synchronization pulses, (6) a coding circuit including nals provided on the ten output lines 16. The three sig-
a code generator for generating a digital code identify- ,„ nals appearing on the twenty-one output lines coming
ing a particular channel and a shift register coupled to out of the video source 10 are, in turn, fed to a multi-
the code generator, (7) means coupling the channel plexer 18. The multiplexer 18, inserts a plurality of
signal to the code generator causing the digital code to code synchronization pulses 20 and a digital code 22
be shifted into the shift register, (8) a multiplexing cir- into the composite video signal. The composite video
cuit for combining the video signals with the code syn-
 6J signal with the digital sync signal 20 and the digital
chronization pulses and the digital code so as to pro- code 22 inserted therein is then transmitted over a sin-
duce a video signal having identifying digital coded sig- gle hard-line 24 to a remote station that has included
nals and code synchronization pulses inserted therein, therein a demultiplexing system 26 which, in turn, re-
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moves the digital sync signal 20 and the digital code 22 abled the AND GATE 48 a signal is generated on its
from the composite video signal and allows such to be output terminal 64 and fed to an input of AND gate 66
recorded on a particular disc recorder represented by enabling AND gate 66. Connected to another input of
the digital code carried in the transmitted video signal. AND gate 66 is the output of the crystal controlled
Referring in more detail to FIG. 3, there is illustrated 5 clock 32 which has thereon, the 251,975 frequency sig-
a video multiplexing circuit. The multiplexing circuit nal. These pulses are fed through the AND gate 66 to
includes a single timing circuit shown enclosed in dot- shift the digital code out of the code shift register 56
ted lines 28 and ten separate coding circuits, one of through the OR gate 52 to be added algebraically with
which is shown in dotted lines 30. As shown in FIG. 3, the video signal at junction 68. As can be seen from
the timing circuit 28 is illustrated at the top and the 10 FIG. 2B the first four pulses generated by the timing
coding circuit 30 is illustrated at the bottom. When a circuit are utilized as digital sync pulses 20 and the next
particular video signal coming off of one of the ten pulses are a BCD coded binary signal. Since both of
video lines 16 is to be multiplexed with code sync these groups of pulses 20 and 22 are generated by the
pulses and identifying digital codes the vertical blank- same crystal control clock 32, they are always in syn-
ing signal coming out of the video source on line 12 is IS chronism with each other.
fed to a crystal controlled clock 32 which produces two Referring to FIG. 4, there is illustrated the demulti-
output signals on lines 34 and 36, respectively. The out- plexing circuit. The incoming signal which is transmit-
put on lead 34 is 15,748 cycles per second, whereas, ted over the wide band line 70 after being amplified by
the output on lead 36 is 251,975 cycles per second. the amplifier 72 is fed into a sync detection circuit 74
As previously mentioned, when the vertical blanking 20 that generates a signal when the vertical sync is de-
portion of the composite signal is sensed the crystal tected. This signal is sent over lead 76 to enable a level
control clock 32 begins counting. A counter 38 cou- detector 78. At an input terminal 72 of the level detec-
pled to the output 34 counts the first five pulses pro- tor 78 is the incoming video signal and the level detec-
duced by the crystal controlled clock 35 and then sends tor 78 strips out the digital sync pulses 20 and the digi-
a signal to AND gate 40 enabling the AND gate. This 25 tal code 22. The digital sync pulses 20 are always pres-
allows the output pulses having a frequency of 251,975 ent for maintaining the multiplexing circuit in synchro-
coming in on lead 42 of AND gate 40 to pass there- nism. The digital sync pulses 20 are then fed through
through. Connected to the output of AND gate 40 is a a delay network 79 which delays the four pulses that
counter 44 which counts the first four pulses coming make up the digital sync pulses 20 so that they will co-
through gate 40 and generates a signal which is, in turn, 30 incide with the digital code pulses 22. The delayed digi-
fed to a control flip-flop 46. This, in turn, causes the tal sync pulses 22 are then fed through an OR gate 80
control flip-flop 46 to disenable an AND gate 48 cou- to a shifting input 82 of a shift register 84. Connected
pled to output lead 50 from flip-flop 46. Prior to AND to the input of the shift register 84 are the digital code
gate 48 becoming disabled the four pulses coming out pulses 22. The delayed digital sync pulses 20 then shift
of AND gate 40 are fed over line 50, through AND gate 35 the digital code pulses 22 into the shift register 84.
48 to an OR gate 52. The four pulses make up the digi- Connected to the output of the shift register 84 is a de-
tal sync signal 20 which is to be inserted into the video coder which decodes the information stored in the shift
signal being transmitted. register 84 and selects the desired channel on a disc re-
Referring now to the coding circuit 30, when a par- corder 86 according to the code that was inserted by
ticular channel in the video source 10 is updated a sig- 40 the video signal. The incoming video signal is fed by
nal is generated on one of the ten output leads 14 indi- means of lead 88 which is coupled to the wide band line
eating the particular channel that was updated. This 70 to the desired channel in the video disc recorder 86.
signal is fed over one of the leads 14 to a particular one In summarizing the operation of the television video
of the ten coding circuits 30. The information coming circuit, by inserting a digital sync pulse 20 and a digital
in on lead 14 activates a particular code generator 54 code 22 into the blanking portion of a video signal,
which generates a BCD coded binary signal which iden- many signals coming from different channels can be
tifies the particular channel from which the video signal transmitted over a single wide band line and separated
was generated. This BCD coded binary signal is then by a demultiplexing system according to the digital
fed into a code shift register 56. The channel signal code contained therein. By utilizing a single crystal
coming in on line 14 is also fed to a video flip-flop 58 control clock 32 for generating both the digital sync
which has its output coupled to a video switch amplifier pulses 20 and the digital code 22 the system remains in
60. The video signal coming in on line 16 from the sync at all times, and it is only necessary to strip the
video source 10 is supplied to another input of the sync pulses 20 and the coded pulses 22 from the corn-
video switch amplifier 60. When the channel signal ac- „ posite video signal and feed such to a decoder which
tivates a video flip-flop 58 the video signal is allowed selects the proper disc recorder for recording the video
to pass through the video switch 60 to a multiplexing signal.
circuit which includes a resistive network 62 coupled While a preferred embodiment of the invention has
between the output of the OR gate 52 and the output been described using specific terms, such description is
of the video switch 60. The resistive network 62 is pro- ,_ for illustrative purposes only, and it is to be understood
vided for algebraically adding the digital sync pulses 20 that changes and variations may be made without de-
and the digital code 22 to the composite video signal. parting from the spirit or scope of the following claims.
The manner in which the digital sync pulses 20 are gen- I claim:
crated have already been described and are illustrated 1. A system for multiplexing video signals with identi-
in FIGS. 2 and 2A.
 6J fying digital signals so as to identify the video channel
As previously mentioned, the digital code 22 gener- from which a particular video signal is generated;
ated by the code generator 54 has been loaded into the A. a video source having a plurality of channels con-
shift register 56. After the control flip-flop 46 has dis- taining video signals;
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B. means provided by said video source for generat-
ing a channel signal for identifying each of said
channels;
C. means provided by said video source for generat-
ing a vertical sync signal; 5
D. a multiplexing system including a timing circuit
and a coding circuit for said video signals of each
of said channels;
E. said timing circuit including;
1. means activated.by said vertical sync signal for 10
generating code synchronization pulses, and
2. means for generating shifting pulses synchro-
nized with said code synchronization pulses,
F. said coding circuit including;
1. a code generator for generating a digital code 15
identifying a particular channel, and
2. a shift register coupled to said code generator,
G. means for coupling said channel signal to said
code generator for causing said digital code to be
shifted into said shift register; 20
H. a multiplexing circuit;
1. means for supplying said video signals to said multi-
plexing circuit; and
J. means for supplying said code synchronization
pulses and said digital code to said multiplexing cir- 25
cuit for insertion in said video signal;
whereby said video signals generated by said video
source have identifying digital coded signals and
code synchronization pulses inserted therein.
2. The system as set forth in claim 1, wherein said 30
timing circuit includes:
A. a pulse generating clock for generating a first and
second chain of pulses with said second chain of
pulses having a frequency greater than said first
chain of pulses and said first chain of pulses having 35
a frequency equal to the horizontal sync frequency
of said video signal;
B. means for activating said pulse generating clock
with said vertical sync signal; and
C. means activated by said first and second chain of 40
pulses for generating said code synchronization
pulses for insertion in said video signal after a pre-
determined number of horizontal sync pulses have
elapsed.
3. The system as set forth in claim 1, wherein said
timing circuit includes:
A. a control flip-flop; and
B. means for shifting said digital code out of said shift
register after said synchronization pulses have been
inserted in said video signal.
4. The system as set forth in claim 1, wherein said
means for supplying said video signal to said multiplex-
ing circuit includes:
A. a video switch having an input and an output;
B. means for coupling said video signal to said input
of said video switch;
C. means for coupling said output of said video
switch to said multiplexing circuit, and
D. means activated by said channel signal for en-
abling said video switch for passing said video sig-
nal to said multiplexing circuit.
5. The system set forth in claim 1, further comprising
a demultiplexing system which includes:
A. means for receiving said video signal with said dig-
ital coded signals and code synchronization pulses
inserted therein;
B. a plurality of recording means for recording said
video signal;
C. a shift register;
D. means for removing said digital coded signals from
said received video signal;
E. means for removing said code synchronization
pulses from said received video signal and utilizing
said code synchronization pulses for shifting said
digital coded signals into said shift register, and
F. a decoder coupled between said shift register and
said plurality of recording means for causing said
received video signal to be recorded on a particular
recording means determined by the digital coded
signals in said shift register.
6. The system set forth in claim 5 wherein:
A. said plurality of recording means are disc record-
ers, one of said disc recorders being assigned to re-
cord video signals from a respective channel of said
video source.
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